

Mansoura University  
Faculty of Engineering  
Electronics and Communications Engineering Department

Digital Circuits 1 - COM 9124	Exam Time: 3 hours
Exam Date: June 5th, 2013	Total Marks: 70 Marks
1st year Electronics - 2nd Term	Closed Book term exam

Important Instructions:

**1** This exam contains 6 questions:

Q1) 10 MCQs (4 choices each) --> Mark your answer selection in the MCQ answer sheet in the middle of the answer booklet Q1-Q15

(page 2 - 15 Marks)

Q2) 10 Questions (Fill the blanks with pre-selected words) --> Write ONLY your answers in the answer booklet

(page 3 - 15 Marks)

Q3-Q6) 4 Regular technical questions --> Write your answers in the answer booklet

(pages 3 & 4 - 40 Marks)

**2** Use "MCQ + 4 pages" answer sheet.

**3** Attempt all questions.

**4** No calculators are allowed in this exam.

**5** No external materials are allowed in this exam.

My best wishes to YOU!

Dr. Sameh Rehan

Note: This exam has questions on both sides of the two questions' sheets.



Closed book term exam

3 hours - 70 Marks

Digital Circuits 1 - 2nd term - COM 9124

June 5th, 2013

1st year electronics engineering students

page 4 of 4

Q5)


(total of 10 marks)

a- Draw the basic logic diagram (using only basic logic gates) of a decimal-to-BCD encoder.

(total of 5 marks)

b- For the shown parallel adder, determine the complete sum by analysis of the logical operation of the circuit. Verify your result by longhand addition of the two input numbers.


(total of 5 marks)



Q6)

(total of 10 marks)

For the 7-segment decoding logic, a BCD number is used as the input and the 7 outputs are used to activate the corresponding segments of the display. The arrangement of segments is as shown here:



a- write down the truth table (use X to represent don't care output) for all 7 segments.

(4 marks)

b- develop the optimized product of sum Boolean logic expression of the "e" output segment using Karnaugh map.

(3 marks)

c- develop the optimized logic circuit using only NOR gates.


(3 marks)

Q2) Fill the blanks (by selecting from the listed words) in the answer booklet for the following questions:

( +1.5 Marks for each correct answer, zero Mark for each wrong answer, zero Mark for unanswered question ) (Total of 15 Marks)

(NOT, OR, AND, NAND, NOR, XOR, XNOR, rise time, fall time, amplitude, transition time, period, pulse width, zero, infinite, positive-going edge, negative-going edge, Multiplexer, Demultiplexer, Encoder, Decoder, LOW, HIGH)

In the shown nonideal pulse:



- Q2-1 Item (1) represents \_\_\_\_\_.
- Q2-2 Item (2) represents \_\_\_\_\_.
- Q2-3 Item (3) represents \_\_\_\_\_.
- Q2-4 Item (4) represents \_\_\_\_\_.

- Q2-5 The \_\_\_\_\_ gate performs as switches wired in parallel.
- Q2-6 The \_\_\_\_\_ gate can be used to add two bits.
- Q2-7 For a positive-logic pulse, the trailing edge is the \_\_\_\_\_.
- Q2-8 The \_\_\_\_\_ circuit creates an output LOW to indicate that the input values are equal.
- Q2-9 The \_\_\_\_\_ circuit converts a specific coded form into known information.
- Q2-10 In the NOT digital circuit, a \_\_\_\_\_ input gives a HIGH output.


Answer the following regular questions in the answer booklet: (4 questions)  
 (both wrong answers and unanswered questions have zero marks)

Q3) For the half-subtractor logic circuit:

- a- draw the logic symbol. (2 marks)
- b- write down the truth table. (2 marks)
- c- develop the logic implementation using only basic logic gates. (3 marks)
- d- form a full-subtractor circuit using half-subtractors and any required gates. (3 marks)

Q4)

If the data-select inputs to the shown multiplexer are sequenced as shown by the shown waveform determine the output for the following input state  
 $D_0 = 1, D_1 = 0, D_2 = 0, D_3 = 1$



(total of 10 marks)

